

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

Applicant:	Yeo, <i>et al.</i>	Docket No.:	TSM03-0511
Filed:	Herewith	Examiner:	TBD
Serial No.:	TBD	Art Unit:	TBD
For:	Multiple-Gate Transistors Formed on Bulk Substrates		

Mail Stop: Patent Application  
Commissioner for Patents  
P. O. Box 1450  
Alexandria, VA 22313-1450

**INFORMATION DISCLOSURE STATEMENT**

Dear Sir:

Applicant wishes to bring to the attention of the Patent and Trademark Office the information noted on the enclosed form PTO/SB/08A that may be considered material to the examination of the above-identified application.

Pursuant to 37 CFR 1.98(a)(2)(i), as amended, copies of U.S. Patents cited are not being submitted. However, Applicant has included copies of the non-patent literature.

No fee is due at this time, as this Information Disclosure Statement is being filed concurrently with the patent application.

Respectfully submitted,



Ira S. Matsil  
Attorney for Applicant  
Reg. No. 35,272

September 24, 2003  
Date

Slater & Matsil, L.L.P.  
17950 Preston Rd., Suite 1000  
Dallas, TX 75252  
(972) 732-1001 (phone)  
(972) 732-9218 (fax)

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

<b>Substitute for form 1449A/PTO</b>  <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  <i>(use as many sheets as necessary)</i>				<b>Complete if Known</b>	
				Application Number	TBD
				Filing Date	Herewith
				First Named Inventor	Yeo, <i>et al.</i>
				Art Unit	TBD
Examiner Name	TBD				
Attorney Docket Number	TSM03-0511				
Sheet	1	of	1		

U.S. PATENT DOCUMENTS					
Examiner Initials*	Cite No. <sup>1</sup>	Document Number	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear
		Number - Kind Code <sup>2</sup> (if known)			
	A	US-6,252,284 B1	06-26-2001	Muller, <i>et al.</i>	
	B	US-6,391,695 B1	05-21-2002	Yu	
	C	US-6,391,782 B1	05-21-2002	Yu	
	D	US-6,413,802 B1	07-02-2002	Hu, <i>et al.</i>	
	E	US-6,432,829 B1	08-13-2002	Muller, <i>et al.</i>	
	F	US-6,451,656 B1	09-17-2002	Yu, <i>et al.</i>	
	G	US-6,492,212 B1 US-	12-10-2002	leong, <i>et al.</i>	

FOREIGN PATENT DOCUMENTS						
Examiner Initials*	Cite No. <sup>1</sup>	Foreign Patent Document	Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	T <sup>6</sup>
		Country Code <sup>3</sup> - Number <sup>4</sup> - Kind Code <sup>5</sup> (if known)				

OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS			
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
	H	HUANG, X., <i>et al.</i> "Sub-50 nm P-Channel FinFET," IEEE Transactions on Electron Devices, Vol. 48, No. 5 (May 2001) pp. 880-886.	
	I	YANG, F.L., <i>et al.</i> "35nm CMOS FinFETs," 2002 Symposium on VLSI Technology Digest of Technical Papers, (June 2002) pp. 109-110.	
	J	WONG, H.-S.P. "Beyond the Conventional Transistor," IBM Journal of Research and Development (March/May 2002) pp. 133-167.	
	K	CHAU, R., <i>et al.</i> "Advanced Depleted-Substrate Transistors: Single-gate, Double-gate and Tri-gate," Extended Abstracts of the 2002 International Conference on Solid State Devices and Materials, (2002) pp. 68-69.	
	L	YANG, F.L., <i>et al.</i> "25nm CMOS Omega FETs," International Electron Devices Meeting, Digest of Technical Papers, (December 2002) pp. 255-258.	
	M	COLINGE, J.P., <i>et al.</i> "Silicon-on-Insulator "Gate -All-Around Device"," International Electron Devices Meeting, (1990) pp. 595-598.	
	N	LEOBANDUNG, E. "Wire-Channel and wrap-around-gate metal-oxide-semiconductor field-effect transistors with a significant reduction of short channel effects," Journal of Vacuum Science and Technology, Vol. B15, No. 6, (November/December 1997) pp. 2791-2794.	

Examiner Signature		Date Considered	
--------------------	--	-----------------	--

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant. <sup>1</sup>Applicant's unique citation designation number (optional). <sup>2</sup>See Kinds Codes of USPTO Patent Documents at [www.uspto.gov](http://www.uspto.gov) or MPEP 901.04. <sup>3</sup>Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup>For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup>Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup>Applicant is to place a check mark here if English language Translation is attached.

This collection of information is required by 37 CFR 1.97 and 1.98. The information is required to obtain or retain a benefit by the public which is to file (and by the USPTO to process) an application. Confidentiality is governed by 35 U.S.C. 122 and 37 CFR 1.14. This collection is estimated to take 2 hours to complete, including gathering, preparing, and submitting the completed application form to the USPTO. Time will vary depending upon the individual case. Any comments on the amount of time you require to complete this form and/or suggestions for reducing this burden, should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, U.S. Department of Commerce, P.O. Box 1450, Alexandria, VA 22313-1450. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450.